

WHAT IS CLAIMED IS:

- 1           1.     A process for forming trenches with an oblique profile and rounded top  
2 corners, comprising the steps of:  
3           through a first polymerizing etch, forming in a semiconductor wafer  
4 depressions delimited by rounded top corners; and  
5           through a second polymerizing etch, opening trenches at said depressions;  
6           characterized in that said second polymerizing etch is performed in variable  
7 plasma conditions.
- 1           2.     The process according to claim 1, characterized in that said step of  
2 forming said second polymerizing etch comprises varying an etching voltage  
3 between said plasma and said wafer.
- 1           3.     The process according to claim 2, characterized in that said step of  
2 varying comprises increasing said etching voltage.
- 1           4.     The process according to claim 2, characterized in that said etching  
2 voltage is a discrete-ramp voltage.
- 1           5.     The process according to claim 4, characterized in that said etching  
2 voltage has steps of constant duration.
- 1           6.     The process according to claim 5, characterized in that said constant  
2 duration is 30 s.
- 1           7.     The process according to claim 2, characterized in that said etching  
2 voltage is a linear-ramp voltage.
- 1           8.     The process according to claim 2, characterized in that said step of  
2 varying said etching voltage comprises:  
3           - placing said wafer in an etching chamber;  
4           - supplying to said etching chamber a constant chamber voltage; and  
5           - supplying to said wafer a variable wafer voltage.
- 1           9.     The process according to claim 1, characterized in that said second  
2 polymerizing etch is an HBr- and O<sub>2</sub>-based etch.
- 1           10.    The process according to claim 9, characterized in that said second  
2 polymerizing etch is made in the presence of Cl<sub>2</sub> and N<sub>2</sub>.

1           11.    The process according to claim 1, characterized in that said first  
2 polymerizing etch is made using a substance chosen in the group comprising CHF<sub>3</sub>,  
3 CH<sub>2</sub>F<sub>2</sub>.

1           12.    The process according to claim 1, characterized in that said step of  
2 forming said second polymerizing etch comprises increasing a concentration of a  
3 polymerizing species present in said plasma.

1           13.    The process according to claim 1, characterized in that said step of  
2 forming said second polymerizing etch comprises increasing a pressure of said  
3 plasma.

1           14.    The process according to claim 1, characterized in that said step of  
2 forming a first polymerizing etch and said step of forming a second polymerizing etch  
3 are performed using a masking structure.

1           15.    The process according to claim 1, characterized in that it comprises the  
2 step of filling said trench with a dielectric material.

1           16.    A semiconductor wafer comprising active areas and trenches defining  
2 said active areas; characterized in that said trenches have rounded top corners and  
3 are delimited by oblique walls having constant slope.

1           17.    The wafer according to claim 16, characterized in that said constant  
2 slope is between 65° and 85°.

1           18.    The wafer according to claim 16, characterized in that said trenches are  
2 filled with dielectric material, thereby forming insulating structures.

1           19.    A method comprising:  
2           forming a trench in an unmasked area of a substrate, the trench having  
3 inclined walls with a substantially constant slope and with rounded top corners; and  
4           filling the trench with a dielectric material.

1           20.    The method of claim 19 wherein forming the trench further comprises:  
2           performing a first plasma etch; and  
3           performing a second plasma etch.

1           21.    The method of claim 20 wherein the first plasma etch further  
2 comprises:

3           forming a depression in the unmasked area of the substrate; and

4 forming a first polymeric film on the walls defined by the depression and a  
5 stop layer under a resist layer.

1 22. The method of claim 20 wherein the first plasma etch further comprises  
2 etching with a CHF<sub>3</sub> based plasma.

1 23. The method of claim 20 wherein the second plasma etch further  
2 comprises etching with a variable anisotropic plasma.

1 24. The method of claim 20 wherein the second plasma etch further  
2 comprises:

3 placing a wafer in a chamber;  
4 filling the chamber with a plasma mixture of gases;  
5 setting the temperature, pressure and gas flow;  
6 setting a chamber voltage;  
7 setting a series wafer voltages;  
8 creating a series of etching voltages between the substrate and the plasma;  
9 removing portions of the substrate by parts in series; and  
10 depositing a second polymeric film on the walls by parts in series.

1 25. The method of claim 24 wherein the plasma mixture of gases further  
2 comprises mixing hydrogen bromide and oxygen.

1 26. The method of claim 24 wherein the plasma mixture of gases further  
2 comprises mixing chlorine and nitrogen.

1 27. The method of claim 24 wherein a rate of depositing the second  
2 polymeric film increases as the absolute value of the etching voltages increase.

1 28. The method of claim 24 wherein depositing the second polymeric film  
2 further comprises controlling the growth of the walls of the trench by the series of  
3 etching voltages.

1 29. The method of claim 24 wherein creating a series of wafer voltages  
2 further comprises:

3 setting the wafer voltage to 10 volts for a first thirty seconds;  
4 setting the wafer voltage to 20 volts for a second subsequent thirty seconds;  
5 and

6            setting the wafer voltage to 30 volts for a third subsequent thirty seconds.

1            30.    The method of claim 24 wherein removing portions of the wafer by  
2 parts in series further comprises:

3            exposing decreasing portions of the wafer; and

4            keeping a slope of the walls of the trench substantially constant.

1            31.    The method of claim 30 wherein the slope the walls is at an angle  
2 between sixty-five and eighty-five degrees to a vertical.

1            32.    The method of claim 19 wherein filling the trench with a dielectric  
2 material further comprises chemical-vapour deposition.

1            33.    The method of claim 32, further comprising depositing silicon oxide.

1            34.    The method of claim 24 wherein creating a series of etching voltages  
2 further comprises continuously varying a voltage in a linear manner.

1            35.    The method of claim 24 wherein setting the gas flow further comprises:  
2 etching the wafer with a first gas;  
3 depositing a second polymeric film with a second gas;  
4 varying the concentration of the second gas; and  
5 controlling the rate of polymerization.

1            36.    The method of claim 35, further comprising:  
2 etching the wafer with hydrogen bromide; and  
3 depositing the second polymeric film with helium oxide.

1            37.    The method of claim 35, further comprising:  
2 etching the wafer with hydrogen bromide; and  
3 depositing the second polymeric film with oxygen.

1            38.    The method of claim 35, further comprising:  
2 etching the wafer with chlorine; and  
3 depositing the second polymeric film with nitrogen.

1            39.    The method of claim 35, further comprising varying the concentration of  
2 the second gas according to a discrete-ramp pattern.

1           40.    The method of claim 24 wherein setting the pressure further comprises  
2   varying the pressure according to a discrete-ramp pattern during the second plasma  
3   etch.

1           41.    The method of claim 24 wherein creating a series of etching voltages  
2   further comprises a non-uniform voltage step function.

1           42.    The method of claim 24 wherein creating a series of etching voltages  
2   further comprises a discrete parabolic voltage function.

1           43.    The method of claim 24 wherein creating a series of etching voltages  
2   further comprises a continuous parabolic voltage function.

1           44.    The method of claim 24 wherein the steps have different durations.

1           45.    A method for forming trenches with an oblique profile and rounded top  
2   corners in a wafer comprising:

3               forming depressions delimited by rounded top corners in a wafer with a first  
4   polymerizing etch; and

5               forming trenches at the depressions with a varying plasma polymerizing etch.

1           46.    The method of claim 45 wherein forming trenches further comprises  
2   varying an etching voltage between a plasma and the wafer.

1           47.    The method of claim 45 wherein varying an etching voltage further  
2   comprises increasing the etching voltage.

1           48.    The method of claim 47 wherein increasing the etching voltage further  
2   comprises a discrete-ramp voltage function.

1           49.    The method of claim 48 wherein the discrete-ramp voltage function  
2   further comprises steps of constant duration.

1           50.    A micro-electric insulating structure, comprising:  
2               a trench in a substrate with inclined walls having a substantially constant  
3   slope and with rounded top corners; and  
4               a dielectric material disposed in the trench.

1           51.    The structure of claim 50 wherein the substantially constant slope is  
2   between sixty-five degrees and eighty-five degrees.

1        52.    An electronic component, comprising:  
2        micro-electric insulating structures, comprising:  
3                trenches in a substrate with inclined walls having a substantially  
4        constant slope and with rounded top corners; and  
5                a dielectric material disposed in the trenches; and  
6        active micro-electric structures between the micro-electric insulating  
7        structures.

1        53.    An integrated circuit, comprising:  
2        electronic components, comprising:  
3                micro-electric insulating structures, comprising:  
4                        trenches in a substrate with inclined walls having a substantially  
5                constant slope and with rounded top corners; and  
6                        a dielectric material disposed in the trenches; and  
7                active micro-electric structures between the micro-electric insulating  
8                structures; and  
9        electronic connectors between the electronic components.